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The objectives of this program were to: a) develop a new nanowire transistor technology based on nanoscale lithography and III-V nanoepitaxial growth that provides in-plane nanowires with integrated contacts and is scalable to large numbers and high densities of nanowires; and b) to investigate the impact of energetic radiation on these intrinsically radiation resistant (nanoscale devices and radiation resistant materials), innovative devices. (unchanged from proposal)
Introduction
Nanowires are a potential structure for replacing planar CMOS in next generation electronics. Most investigations have relied on vertical growth (often with wire-to-wire variations in linewidths and random positioning) based on vapor-liquid-solid (VLS) catalyzed growth. Moving this technology from single transistor measurements to the construction of circuits with billions of transistors to complement existing integrated circuit technologies would require pick and place technologies to which are inherently slow and non-scalable. An attractive alternative that has received much less attention is the top-down fabrication of in-plane nanowires where the relative locations and interconnections are defined by lithographic processes. We are exploring the capabilities of III-V semiconductors in a SOI geometry which are well-developed technologies capability of scaling to dense circuit structures with the inherent radiation hardness of III-V materials and the additional advantage of very small and thin structures.
The overall outline of the process includes:  epitaxial growth of a multilayer III-V stack including a sacrificial AlGaAs layer that will be oxidized to provide the isolation from the substrate.  local area growth of a nanowire or top-down definition of a nanowire by lithographic processes (FIB to date).  removal of the oxidized AlGaAs layer under the nanowire.  oxidation of the nanowire to provide the gate isolation.  fabrication of gate and source/drain contacts  electrical characterization of the fabricated transistor.
We have finalized the mask layout for the lateral wet oxidation (LWO) adequate to the fabrication of sub-100 nm-wide GaAs in-plane (IP) nanowires (NWs), based on the results of the last year. We have fabricated an array of GaAs IPNWs with channel widths reduced to ~70 nm with interferometric lithography (IL) and plasma etching. The electrical characteristics have been reported. To resolve the limitation on the top-down process in the NW uniformity along the channel, we have investigated InAs NWs epitaxially grown on a nonplanar Si(001) substrate.
Final layout for sub-100 nm-wide in-plane NWs
The unique characteristics of our FETs are the SOI structure by LWO for an in-plane nanowire that is physically connected to the substrate but electronically isolated from it and the fabrication of an entire NW FET including ohmic source/drain contacts prepared in a single layer. This approach resolves the issues of the difficulties in gate fabrication on a vertical NW and the contact resistance in the metalization to the NW. However, this FET requires a finite LWO area for the whole device that is considerably larger than that for the NWs alone. Previously, we demonstrated the reduction of the area of LWO for a single device that dramatically increased the yield of ~200 nm-wide GaAs channel FET process. Figure 1(a) shows a device pattern similar to the layout used at the end of this program. In some cases of the devices fabricated with this layout particularly the device for sub-100 nm channels, however, the degradation of the devices by LWO such as peel-off or delamination of the NWs from a substrate is still observed along the periphery of a trench fabricated for hot water vapor to access the Al 0.98 Ga 0.02 As layer laterally. The trench is indicated with a red dashed box in Fig. 1(a) . We found that this layout worked at the scale above 100 nm but was not adequate to the NWs at the sub-100nm scale. To resolve this issue, the device layout were revised to Fig. 1(b) , where the area and periphery for trench opening is reduced from 75  10 m 2 and 170 m in Fig. 1 (a) to 15  10 m 2 and 50 m. The NW array will be fabricated in the dashed box in Fig. 1(b) . LWO proceeds uniformly from the trench periphery and the oxidized area by LWO is roughly proportional to the length of the periphery. The pattern in Fig. 1(b) for a single FET has the least LWO area for an entire device including contact pads that corresponds to ~60 % of the LWO area from the pattern in Fig. 1(a) . As seen later, the FETs fabricated with the layout in Fig. 1(b) shows negligible delamination for sub-100 nm IPNW FETs after LWO. With i-line IL and chlorine-based plasma etching, sub-100 nm in-plane GaAs NW arrays have been fabricated. Most of the fabrication process is similar to that reported last year except for the last few steps which were revised for IL. Since IL is a lithography technique for nonselective exposure, an additional photomask was required to confine a one-dimensional interference pattern from IL to a channel area indicated in Fig. 1(b) . Since the period of the array is set to 500 nm, precise alignment of the m-scale photomask to the one-dimensional (1D) interference pattern to save all NWs under the photomask is not available. As seen later, this causes the photomask to block the patterns for the NWs located at both side ends of a given array incompletely. However, the NWs improperly fabricated near the edge are typically narrower and poorer than others in the inner side of the array in width and uniformity, and do not contribute significantly to electrical conduction through the NW array and will not be considered in further analysis. Figure 2 (a) shows a layer structure used for device fabrication that was grown by molecular beam epitaxy (MBE). Compared with the layer structure used last year, the n + -GaAs layer at the top for the device is increased from 100 to 150 nm and the Al 0.98 Ga 0.02 As layer for SOI by LWO is reduced from 500 nm to 300 nm in thickness. The thickness change of the n + -GaAs layer was to allow for the unexpected vertical oxidation proceeding upward from the n + -GaAs/Al 0.98 Ga 0.02 As interface into the n + -GaAs layer that results in the reduction of the effective n + -GaAs layer thickness that was discovered last year and to enhance fin FET effects. The actual thickness of the n + -GaAs layer after LWO would be reduced to ~130 nm by the vertical oxidation of GaAs. The change in the Al 0.98 Ga 0.02 As layer is for further relief of the stress effects by the volume shrinkage from LWO under the thicker n + -GaAs layer. Figures 3(a) and 3(b) are scanning electron microscopy (SEM) images of the devices fabricated with the layout shown in Figs. 1(a) and 1(b) before the fabrication of gate metal and contact pads, respectively. The oxidation time was not very different from that used in the last year (~10 minutes) but, as explained earlier, the periphery of the trench of Fig. 3(b) is significantly reduced and most of the devices (~100 %) survived by visual inspection after LWO while those similar to Fig. 3(a) exhibit ~80% survival. Thus, the delamination issue from LWO for sub-100nm IPNWs has been resolved with the device pattern in Fig. 1(b) .
Fabrication of ~70 nm-wide GaAs NW arrays by IL
In Fig. 3 , the boundary of the oxidized Al 0.98 Ga 0.02 As layer or the Al 2 O y (y ~ 3) layer was clearly revealed by plasma etching, as indicated by an arrow in each device. This is because Al 2 O y has considerably low etch rate compared with Al 0.98 Ga 0.02 As. Such different etch rates positively contribute to electrical device isolation from the remaining area. Figure 4 is SEM images of the channel arrays fabricated at the middle of the devices by IL and plasma etching. 
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The period of the array pattern projected on the photoresist film was set to 500 nm by IL. The length of the channel is ~2 m. The number of the NWs in the array, N, is 3 in Fig. 4 (a) and 7 in Fig. 4(b) . Figure 4 (b) is the enlargement of the dashed box in Fig. 3(b) . As mentioned above, the NWs at the side edge were partially removed as a result of misalignment of the photomask to the device beyond control limit of our present photolithography, and not counted. The plasma etching to transfer the PR pattern to the n + -GaAs layer was performed so that it completely removed the n + -GaAs layer between NWs. The width of individual NWs are roughly in the range of 60 -80 nm. In most NWs, the narrowest width is achieved at the middle of them because of the second UV exposure with a m-scale photomask to confine the IL pattern onto the channel region. The resulting cross section of the array along the dotted line in Fig. 4(b) is schematically illustrated in Fig. 2(b) with scale close to actual physical dimensions of the NWs. In the consideration of the aspect ratio of the NWs, the array period ~ 500 nm is wide enough for the access of chemicals in LPCEO and the conformal deposition of gate metal by electron-beam evaporation.
Characterization of GaAs oxide by LPCEO
The roughness of the oxidation front (the boundary between oxidized and unoxidized GaAs) in LPCEO is important for the current passing through a NW channel of which the surface is oxidized by LPCEO for gate oxide because it is related to the surface scattering of electrons. For the relation of surface morphology to oxide thickness (or oxidation time), the surface morphology of the oxide layer was examined with the variation of oxidation time or oxide thickness. Figure 5 LPCEO may not be a good for thick oxide but is acceptable for thin oxide in surface morphology. Figure 5 (b) is x-ray photoemission spectroscopy (XPS) results of the GaAs oxide prepared by LPCEO. For better accuracy, the oxidation time was set to 55 minutes that provided a oxide layer thick enough for depth profiling. The XPS in Fig. 4 reveals that Ga and As are mostly oxidized to Ga 2 O 3 and As 2 O 5 , As 2 O 3 respectively. These basic constituents are similar to the reported data. Also, the ratio of Ga to As is 3.7 -5.4, implying Ga-dominant oxide by LPCEO. This was expected from the pH ~3.9 set for LPCEO in this work that leads to higher Ga content in an oxide layer. The XPS results therefore confirms that the oxidation of GaAs by LPCEO in this work has been consistently reproduced. However, the ratio of As 2 O 5 to As 2 O 3 is roughly 2.5, different from the reported data. This could be due to the solubility difference of these chemicals that is related with the long oxidation time for the sample preparation. Further study on the dominance of As 2 O 5 is presently under way.
Electrical characterization of sub-100 nm-wide GaAs IPNW arrays
For FET fabrication, gate oxide was implemented with the process based on LPCEO that was developed last year. The thickness of the gate oxide was controlled to ~15 nm by oxidation time. As explained in the last year report and illustrated in Fig. 2 channels has noticeable fluctuation varying 5 -10 nm. Since the minimum channel width of the array is ~60 nm as seen in Fig. 4 (b), the actual channel width after LPCEO is expected to be below 30 nm, slightly less than that illustrated in Fig. 2(b) . Then, the cross section of each NW in the array is approximately, ~30 nm in width and ~115 nm in height. This dimension is appropriate to observe fin FET effects. There should be a trade-off between the oxidation time and oxide thickness in the consideration of the uniformity of the oxide layer. Figure 6 (a) is an SEM image of the FET with gate metal and contact pads to a source and a drain. In gate metal preparation, off-axis, double deposition of 150-nm Au/10-nm Ti films by 180 rotation with respect to the center of the device was employed for conformal coverage of the channel array with the metal film stack. The arrows in Fig. 6 (a) indicate the incident direction of the metal films in electron-beam evaporation. The remaining area of the device was passivated by a SiN 4 film. In Fig. 6 (b), the current at 2V is ~10 -100 pA that is extremely low. Last year, we reported a few A through the ~200 nm  70 nm channel that was consistent with the current level of the channels in the reported data of which the physical dimension were similar to ours. Such low level current in Fig. 6 (b) means high resistance of the NW arrays. Because of the high resistance, the breakdown voltage is reduced below ~5V, as seen in the inset of Fig. 6(b) . Moreover, the current leakage to the gate dominates over the current from a source to a drain by this high resistance and seriously degrades the FET performance when the gate is biased. LPCEO was adapted to implement a gate oxide by direct oxidation of the NW surface to separate the surface states and damage generated in NW preparation from the current flow inside the wire. It was confirmed last year that LPCEO worked at the scale of ~ 200 nm-wide IPNW. This year, we reduced the channel width to ~30 nm and observed serious degradation of device performance by the leakage to the gate. This could be mainly due to the fluctuation of NW width along the channel at such a small scale. Because of width fluctuation and high aspect ratio of the current channel (height/width ~ 130 nm/60nm ~ 2 at the smallest width in the middle of individual channels before LPCEO, ~115 nm/30nm conjectured from the calibration data ~ 4 after LPCEO), the wet oxidation of LPCEO may not proceed into the channel very uniformly, unlike the same oxidation process from a planar surface. In other words, the actual channel cross area of the IPNW after LPCEO could be significantly less than that expected from the calibration results that were performed at a larger scale, for example, because of the stress at the corner edges of the NW. This may explain the extremely small current level in Fig 7(b) . Further investigation is presently underway to analyze the LPCEO at sub-100 nm scale 3-dimensional features and to improve the uniformity of NWs.
Epitaxial growth of InAs nanowires on nonplanar Si(001)
One of the solutions for the uniformity control in NW fabrication is epitaxial growth. In this report, growth of InAs NWs as an alternative to GaAs IPNWs that is emerging as a material for III-V FET on Si is investigated. Si(001) which is the main stream in substrate orientation of Si industry is chosen as a substrate.
Epitaxy of InAs on Si suffers from a large lattice mismatch (~7%). To address this difficulty, nanoscale patterned growth (NPG) was adapted and the planar Si(001) substrate surface was processed to an array of nanoscale pillars. Figure 7 (a) shows an SEM image of an InAs NW grown on a Si/SiO 2 nanopillar film with MBE. The diameter and height of the pillar are ~100 nm and 250 nm respectively. Its sidewall is passivated by a SiO 2 film. This passivation leads to the selective growth. The contrast difference between Si and SiO 2 reveals the Si core of which the diameter is ~ 32 nm, through the SiO 2 film as denoted with dashed lines in the right of Fig. 7(a) . An opening through the SiO 2 passivation for the nucleation of InAs on Si was fabricated at the side of the pillar so that an InAs NW can be initiated from only two (upward and downward) out of eight (111) orientations that are available on the Si pillar. The etching angle of this opening is very important to guide the InAs growth in a single direction and to suppress the other from the two chosen facets in side opening. Unidirectional NWs have a better potential in practical applications. After the fabrication of the opening, the sample was treated by diluted HF to provide a (111) facet for the nucleation in each pillar. At the growth temperature and deposition rate controlled for selective epitaxy of InAs in MBE, an InAs NW was grown on this pillar as shown in Fig. 7(a) . The diameter and length of a typical InAs NW at the given growth condition are ~50 -60 nm and 500 -600 nm respectively, as denoted in Fig. 7(a) . This is very close to the NWs fabricated with top-down process in Fig. 5 in diameter.
The InAs NW on a Si pillar in Fig. 7 (a) has a nonplanar surface topography that is not suitable for device processing. Some additional processes are required for actual applications. The primary request is a planar surface for further processing such as metalization for ohmic contact and gate metal. Figures 7(b) and 7(c) show an exemplary process to achieve this planarization. The InAs NW in Fig. 7(a) is conformally covered by a thick SiN 4 film, as shown in Fig. 7(b) . It undergoes a planarization etching from the top. Figure 7 (c) exhibits an InAs NW of which the lower part is submerged into the SiN 4 film whereas the upper part is protruded from the SiN 4 film for additional process for metalization. This process is not optimized yet, but evidently provides a top surface more flat than the original surface of Fig. 7(a) and shows a very promising result for future applications. Figure 8 shows the NPG of a 2-dimensional array of such InAs NWs of which the growth is controlled to a single direction with more than 80% yield.
Summary and Conclusions
GaAs IPNW MOSFETs with top-down processes have been fabricated and characterized. For this purpose, i-line IL and plasma etching were employed. With these techniques, a 500 nmperiod 1D array of GaAs IPNWs individually having a 2 m-long, ~70 nm-wide, 150 nm-high cross area has been achieved. For gate oxide, LPCEO has been adapted to implement ~15 nmthick GaAs oxide. By sacrificing the NW surface with LPCEO, the channel cross section of an NW is reduced further and the current is conjectured to pass through ~30 nm  115 nm channel that is sufficient to observe low dimensional transport and fin FET effects. While metalization has been successfully performed on the NW array, further research to improve the uniformity of NWs is required for the investigation of these properties. As an alternative material for better uniformity, epitaxial growth of InAs NW on a Si nanopillar has been examined. 
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This is a final report. There are no further activities planned. FIB is an easily accessible nanoscale processing technique that uses maskless direct etching without any separate lithography steps; however, FIB leaves damage on etched sidewalls such as amorphorization and ion-implantation that has to be removed during subsequent processing. Lacking the high quality Si-SiO 2 interface, the III-V gate-oxide material is an inherent issue. LPCEO, a low-temperature chemical oxidation process for III-V semiconductors is used both to relieve the damage from FIB by transforming the etched sidewalls to a gate oxide film and further decrease the channel cross section by consuming the channel material in the oxidation.
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Our device is on top of an Al 2 O 3 layer that is transformed, post-growth, from Al 0.98 Ga 0.02 As underneath the device by lateral hydrolyzation oxidation (LHO) forming a semiconductor on insulator (SOI) structure [7] . LHO has been widely examined over III-V semiconductors [8] - [10] . atop an undoped GaAs buffer. The top layer will be used for the device fabricated with a topdown process and the bottom Al x Ga 1-x As (x~0.98) layer will be converted to Al y O 3 (y~2). The process flow of device fabrication is schematically illustrated in Fig. 2 . The device process includes three major steps: LHO to form the local SOI structure in Fig. 2(a) ; FIB milling to fabricate an in-plane NW in Fig. 2(c) ; and LPCEO to remove and transform the FIB-damaged layer into a gate oxide surrounding the NW in Fig. 2(d) . Additional metallization steps complete the transistor fabrication.
A. LHO
The first major step is the transformation of the Al 0.98 Ga 0.02 As layer underneath the conducting GaAs layer to Al 2 O 3 by LHO. A hot water vapor-filled furnace at ~460C was employed for this process. To avoid any oxidation from the top during LHO, the surface was protected by a ~100 nm-thick SiO 2 film deposited by electron-beam evaporation. A trench penetrating through the Al 0.98 Ga 0.02 As layer indicated in Fig. 2(a) was prepared adjacent to the device site to localize LHO to the immediate device vicinity by controlling the access of water vapor. This minimizes the stress due to the volume contraction (~10% in thickness reduction) of the Al 0.98 Ga 0.02 As layer by LHO [15] . Figure 3 presents a plot of oxidation rate of Al 0.98 Ga 0.02 As, r AlGaAs , vs oxidation time measured with the layer structure in Fig. 1(a) . As shown in Fig. 3 , the oxidation rate decelerates with time as expected since it relies on the diffusion of water vapor through the oxidized region that increases with time and slows the reaction. This agrees well with the reported data [7] , [10] .
In cross sectional view, it is observed that LHO induces not only lateral oxidation of Al 0.98 Ga 0.02 As but also vertical oxidation into the upper n + -GaAs layer during oxidation process in a furnace. A scanning electron microscopy (STEM) image in Figure 4 (a) reveals the vertical 5 oxidation that simultaneously proceeds into the top and bottom epitaxial GaAs layers from GaAs/Al 0.98 Ga 0.02 As (or GaAs/Al 2 O x ) interface along with LHO that was prepared for this purpose. In our experiment, this vertical oxidation into GaAs is critically affected by Si doping.
From Fig. 4(a) , the vertical oxidation rate, r GaAs, , was measured as ~4 nm/min for ~2  10 18 cm -3 (the upper interface) and ~1 nm/min for ~1  10 17 cm -3 (the lower interface) respectively at the present oxidation conditions, very different from r AlGaAs which is on a m/min scale. Generally, r GaAs, is negligible for undoped GaAs [7] , [16] . These results suggest that r GaAs, is enhanced with Si doping concentration. Such Si dopant-dependent LHO has not been reported previously. It may be related to Al diffusion into the GaAs layers across the heterointerface activated by Si atoms which cause Al intermixing at doped AlGaAs/GaAs heterointerfaces in annealing [17] . It is known that Al diffusion is proportional to Si doping concentration with a fourth power dependence. film. Two 10  60 m 2 ohmic metals were deposited at both ends for source and drain contacts as indicated in Fig. 1(b) . As a result of the SOI structure, there is no source-to-drain leakage current through the Al 2 O 3 layer within the measurement limit of 10 -10 A when the channel between source and drain was removed.
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B. FIB milling
As shown in Fig. 2(c) , a 200 nm-thick Si 3 N 4 film passivated the device structure during the FIB channel fabrication. Figure 5 presents the ion-beam images of the stripe before and after FIB etching. As seen in Fig. 5(a) , a 4 m-wide opening was fabricated into the Si 3 N 4 film across the channel area (perpendicular to the trench) at the middle of the stripe by CF 4 plasma etching.
The channel in this opening area was narrowed by FIB etching. As shown in Fig. 5(b) and its inset, two rectangular regions in the opening were directly etched out to leave a 250 nm-wide, 2
m-long channel. The etch depth was controlled to touch down to the Al 2 O 3 layer. The channel in Fig. 5(b) behaves like an in-plane NW shown in Fig. 1(b) that is electronically isolated from the substrate by SOI and directly connected to ohmic pads in a single epitaxial layer. To keep from damaging the channel from any during the FIB process, the top surface was passivated with a Ti/photoresist (PR) film stack during milling. After FIB etching, the Ti film was simply removed with a lift-off process.
C. LPCEO
The last major step in the NW MOSFET fabrication was formation of the gate oxide surrounding the in-plane NW channel by LPCEO. As mentioned earlier, this contributes to the relief of the damage on the sidewalls in FIB milling through transformation into an oxide consuming the damaged areas with LPCEO. Since a ~15 nm-thick Ga 2 O 3 film is already embedded between the NW channel and the Al 2 O 3 film as a byproduct of LHO, the pH of the etchant was set to ~3.9 to increase the Ga/As ratio in the oxide film so that the in-plane NW is surrounded by similar materials [18] . LPCEO was performed at 70C and it proceeded only at the opening in the Si 3 N 4 film shown in Figs. 2(d) and 5(a).
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The roughness of the oxidation front (boundary between oxidized and unoxidized GaAs) in LPCEO is also important for the current passing through a NW channel with an LPCEO gate oxide because it is related to the surface scattering of electrons. The roughness of the interface has been investigated with on a GaAs substrate [18] . Particularly, it is reported that a spiky oxidation proceeding with undercut at the boundary of a PR film defining an etched area is critical. To avoid this issue that could be crucial at the nm-scale, the etching boundary [identical to the Si 3 N 4 boundary in Fig. 5 (a) self-aligned for LPCEO] was designed to locate ~ 1 m away from the NW in both sides and this issue does not seriously affect the device performance. In this work, the surface morphology of the oxide layer was examined with the variation of oxidation time or oxide thickness for the relation of surface morphology to oxide thickness (time). respectively. These basic constituents are similar to the reported data. [18] Also, the ratio of Ga to
As is 3.7 -5.4, implying Ga-dominant oxide by LPCEO. This was expected from the pH ~3.9 set 9 for LPCEO in this work that leads to higher Ga content in an oxide layer. The XPS results therefore confirm that the oxidation of GaAs by LPCEO in this work has been consistently reproduced. However, the ratio of As 2 O 5 to As 2 O 3 is roughly 2.5, different from the reported data [18] . This could be due to the solubility difference of these chemicals that is related with the long oxidation time for the sample preparation. A study on the dominance of As 2 O 5 is presently under way.
Oxidation speed by LPCEO was calibrated with using the conductance of the GaAs channels. For calibration, three additional 20-m long, 600-nm wide, 500-nm thick n is shown under the assumption of uniform oxidation from all three sides inward to the channels resulting in a rectangular cross section, as illustrated in the inset of Fig. 7 . The oxidation into the semi-insulating substrate was not considered. In Fig 7. I d,a /I d,b has a nonlinear dependence on t e but the oxidation depth is almost proportional to the current ratio, as expected. The LPCEO oxidation rate, r L , is ~ 1.7-1.9 nm/min, that is low enough to assume a linear dependence in the range of t e examined in this work. This is even lower than r GaAs, for n + -GaAs in LHO and suitable for gate oxide formation where nm-scale thickness control is required. Based on this result, the oxidation time was adjusted to proceed into the channel for ~15 nm from the surface (~9 minutes); similar to the thickness of the Ga 2 O 3 at the bottom. Thus, the effective cross section of the conducting channel for NW MOSFET is reduced to ~70 nm  220 nm; the active length is 2 m; and the thickness of the gate oxide film surrounding the channel is ~15 nm, as illustrated in Fig. 2(e) . Conventional Au/Ni/Au/Ge and Au/Ti film stacks were used as ohmic and gate metals.
III. Device characteristics
This junctionless NW MOSFET is very different from typical FETs. [1]- [4] . This implies that the the roughness on the GaAs/oxide interfaces examined in this work is does not impact device performance too negatively. Table I 
IV. Summary and conclusions
The top-down fabrication of a SOI in-plane NW GaAs MOSFET by FIB etching has been demonstrated. For the gate oxide, a ~15 nm-thick LPCEO oxide was employed. FIB fabricates in-plane NWs by direct etching and reaches ~200 nm channel width with a maskless, single-step lithography process. With a 2 m long, ~70 nm  220 nm effective cross section NW channel, the device exhibits V T ~0.14 V and peak g m ~24 S with a subthreshold slope of ~110-150 mV/dec, similar to the characteristics observed in bottom-up, VLS-grown NW GaAs MESFETs.
Therefore, top-down NW process by FIB is proven as a promising fabrication technology for 13 nanoscale electronic devices together with LPCEO that can provide a gate oxide applicable to NW scale devices. Oxidation depth LPCEO oxidẽ 600 nm 500 nm
